Vishay Dale

Thick Film Resistor Networks, Dual-In-Line, Small Outline Molded Dip, 01, 03, 05 Schematics, 16 or 20 Pins



FEATURES

- · 0.110" [2.79mm] maximum seated height
- · Rugged, molded case construction
- 0.050" [1.27mm] lead spacing
- · Reduces total assembly costs
- · Compatible with automatic surface mounting equipment
- · Uniform performance characteristics
- · Meets EIA PDP 100, SOGN-0003 outline dimensions
- · Available in tube pack or tape and reel pack

STANDARD ELECTRICAL SPECIFICATIONS							
MODEL	SCHEMATIC	RESISTOR CIRCUIT W @ 70°C	PACKAGE POWER W @ 70°C	TOLERANCE ±%	$\begin{array}{c} \textbf{RESISTANCE} \\ \textbf{RANGE} \\ \Omega \end{array}$	OPERATING VOLTAGE VDC	TEMPERATURE COEFFICIENT ppm/°C
SOGC-16	01	0.1	1.6	2 (1, 5*)	10-1M0	50 max	100
	03	0.19	1.6	2 (1, 5*)	10-1M0	50 max	100
	05	0.1	1.6	2 (5*)	10-1M0	50 max	100
SOGC-20	01	0.1	2.0	2 (1, 5*)	10-1M0	50 max	100
	03	0.19	2.0	2 (1, 5*)	10-1M0	50 max	100
	05	0.1	2.0	2 (5*)	10-1M0	50 max	100

^{*} Tolerances in brackets available upon request.

^{· 100} milliohm maximum on zero ohm jumper

TECHNICAL SPECIFICATIONS				
PARAMETER	UNIT	S0GC-16 / -20		
Package Power Rating (max. at + 70°C)	W	1.6 / 2.0		
TC Tracking (- 55°C to + 125°C)	ppm/°C	± 50		
Voltage Coefficient of Resistance:	ppm/V	< 50 typical.		
Maximum Operating Voltage:	VDC	50		
Operating Temperature Range:	°C	- 55 to + 125.		
Storage Temperature Range:	°C	- 55 to + 150		


MECHANICAL SPECIFICATIONS				
MECHANICAL SPECIFICATIONS				
Marking:	Model number, schematic number, value tolerance, pin 1 indicator, date code.			
Marking Resistance to Solvents:	Permanency testing per MIL-STD-202, Method 215.			
Maximum Solder Reflow Temperature:	+ 255°C			
Solderability:	Per MIL-STD-202, Method 208E.			
Terminals:	Copper alloy. 60/40 solder dipped terminal.			
Body:	Molded epoxy.			


ORDERING INFORMATION					
01, 03 Schematic SOGC MODEL	16 20 NUMBER OF LEADS	01 03 SCHEMATIC	xxx or xxxx R ₁ VALUE	G TOLERANCE	
			First 2 digits (3 for F tolerance) are significant figures. Last digit specifies number of zeros to follow.	F = ± 1% G= ± 2% J = ± 5%	
05 Schematic	16		xxx xxx or or		
SOGC	20	05	xxxx xxxx	G	
MODEL	NUMBER OF LEADS	SCHEMATIC	R ₁ VALUE R ₂ VALUE	TOLERANCE	
			First 2 digits (3 for F tolerance) are significant figures. Last digit specifies number of zeros to follow.	F = ± 1% G = ± 2% J = ± 5%	




Thick Film Resistor Networks, Small Outlline, Molded, DIP Vishay Dale

DIMENSIONS in inches [millimeters]







MODEL	Α	В
SOGC-16	0.440 [11.18]	0.350 [8.89]
SOGC-20	0.540 [13.72]	0.450 [11.43]

CIRCUIT APPLICATIONS

O1 Schematic


15 or 19 resistors with one pin common

The SOGC-xx01 circuit provides a choice of 15 or 19 nominally equal resistors, each connected between a common lead (16 or 20) and a discrete PC board pin. Commonly used in the following applications:

- MOS/ROM Pull-up/Pull-down
- Open Collector Pull-up
- "Wired OR" Pull-up
- Power Driven Pull-up
- TTL Input Pull-down
- · Digital Pulse Squaring
- TTL Unused Gate Pull-up
- · High Speed Parallels Pull-up

03 Schematic

05 Schematic



8 or 10 isolated resistors

The SOGC-xx03 circuit provides a choice of 8 or 10 nominally equal resistors with each resistor isolated from all others and wired directly across. Commonly used in the following applications:

- "Wired OR" Pull-up
- Power Driven Pull-up
- Powergate Pull-up
- Line Termination
- Long-line Impedance Balancing
- · LED Current Limiting
- ECL Output Pull-down
- TTL Input Pull-down

TTL dual-line terminator; pulse squaring, 14 or 18 pairs of resistors (R, Resistors are common to leads 16 or 20)

(R_a Resistors are common to leads 8 or 10)

The SOGC-xx05 circuit contains 14 or 18 pairs of resistors. Each pair is connected between ground and a common line. The junctions of these resistor pairs are connected to the input leads.

The 05 circuits are designed for TTL dual-line termination and pulse squaring.

